• linearchaos@lemmy.world
    link
    fedilink
    English
    arrow-up
    1
    ·
    1 year ago

    I mean if the FPGA is done an asic would be doable, but someone would need to REALLY want to do it.